Cadence Collaborates with Arm to Accelerate Hyperscale Computing and 5G Communications SoC Development – EEJournal

cropped EEJ favicon 2020 copy
Highlights:Latest collaboration builds upon previous successes where leading server customers reached silicon on 7nm using the previous-generation Arm Neoverse N1 platform and Cadence toolsCadence optimized its RTL-to-GDS digital full flow and delivered corresponding 5nm and 7nm RAKs for Arm Neoverse V1 and Neoverse N2 platforms, enabling designers to get to market fasterCadence’s verification full flow enables Neoverse V1 and Neoverse N2 platform users to achieve highest verification throughput and preparedness for Arm SystemReady compliance SAN JOSE, Calif., April 27, 2021—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that it is expanding its collaboration with Arm to speed hyperscale computing and 5G communications SoC development using Cadence® tools and the new Arm® Neoverse™ V1 and Neoverse N2 platforms. To build upon...

Cadence Collaborates with Arm to Accelerate Hyperscale Computing and 5G Communications SoC Development

Cadence Logo 2 Reg Black
SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that it is expanding its collaboration with Arm to speed hyperscale computing and 5G communications SoC development using Cadence® tools and the new Arm® Neoverse™ V1 and Neoverse N2 platforms. To build upon previous silicon successes where leading customers used the first-generation Arm Neoverse N1 platform and Cadence digital and verification tools on 7nm process technologies, Cadence optimized its digital and verification full flows to drive adoption of these latest platforms. Cadence also delivered comprehensive 5nm and 7nm RTL-to-GDS digital flow Rapid Adoption Kits (RAKs) to help customers optimize power, performance and area (PPA) goals and improve productivity. To learn more about the Arm-based solutions from Cadence, visit...

Cadence Collaborates With Samsung Foundry to Accelerate Hyperscale Computing SoC Design for Process Nodes Down to 4nm

Cadence Logo 2 Reg Black
SAN JOSE, Calif.--(BUSINESS WIRE)--Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that it has optimized the Cadence® digital 20.1 full flow for Samsung Foundry’s advanced-process technologies down to 4nm. Through the collaboration, designers can use the Cadence tools to achieve optimal power, performance, and area (PPA) and deliver accurate, first-pass silicon for hyperscale computing applications. The Cadence digital 20.1 flow provides capabilities that are well-suited for Samsung Foundry’s advanced-process technologies. For example, the iSpatial technology allows a seamless transition from the Genus™ Synthesis Solution to the Innovus™ Implementation System using a common user interface and database. Machine learning (ML) capabilities enable users to leverage their existing designs to train the GigaOpt™ optimization...